Abstract-In current steering Mixing-DACs with local mixing, timing errors between the current cells is a major concern. This paper considers two types of random timing errors: delay and duty-cycle. Analysis shows that the Mixing-DAC is sensitive to delay errors, but much less sensitive to duty-cycle errors. For the required high spectral purity of future 4GHz multicarrier GSM (SF DRRBW =85dBc), the delay spread σ(delay) should be <36fs. Therefore, only mixing in the output stage with a single LO driver can achieve the desired linearity.
I. INTRODUCTION
Highly linear wideband transmitters are needed for the transmission of multicarrier GSM signals [1] . Using a transmitter with Mixing-DAC [2] offers many advantages [3] . Fig. 1 shows such a transmitter. The required linearity of a Mixing-DAC in a multicarrier GSM transmitter is very high: SF DR RBW >85dBc (Spurious Free Dynamic Range in a Reduced BandWidth). A Current Steering (CS) Mixing-DAC with local mixing [3] can be very linear if the responses of all 1-bit switched current sources (current cells) are uncorrelated and identical, or ideally scaled for binary current cells. For high linearity at high frequency, both timing and amplitude of the 1-bit cells should be considered. The amplitude matching in CS (Mixing-)DACs has been thoroughly researched, and many intrinsic and correction methods exist [4] . However, the synthesis of a Mixing-DAC architecture with the focus on timing errors is not discussed in open literature, while this is critical for achieving high linearity at high frequency. This paper focuses on local mixing (mixing inside DAC current cells) since that results in a better linearity than global mixing (separate mixing after DAC) [3] . With local mixing, the timing synchronization between the current cells is important, since timing errors degrade the linearity.
Current steering Mixing-DACs predominantly use a segmented implementation, with a unary scaled MSB part and a binary scaled LSB part. Without loss of generality, the analysis in this paper assumes a 16 bit Mixing-DAC with a segmentation of 6bit unary MSB and 10 bit binary LSB, implemented in 65nm CMOS. The presented analysis is also applicable to other segmentations. The used signal frequencies are as given in Fig. 1 .
Timing errors in the unary (MSB) part are only randomly distributed. No systematic timing errors are present since each cell is identical. The random timing errors dictate the most optimal Mixing-DAC architecture, which is discussed in section II. For multicarrier transmitters, the power of a single carrier is much lower than the total full scale output power. This significantly increases the importance of timing errors in the binary (LSB) current cells. In the binary part, systematic timing errors are dominant over random timing errors. The systematic binary timing errors are discussed in section III.
II. TIMING ERRORS Random timing errors predominantly can occur in three signals in the Mixing-DAC unit cells: Data input, LO input and the M ixed signal (see Fig. 3 (a) for Data and LO, and Fig. 3(b) for M ixed). Only timing error differences between the current cells are relevant since they lead to non-linear distortion. The timing errors are assumed to be Gaussion distributed with zero mean.
Two types of timing errors are considered: the delay and duty cycle. An ideal periodic square waveform and the same waveform with timing errors are shown at the left of Fig. 2 . The difference between the base waveform and the waveforms with timing errors, and the spectra of these differences, are also shown. For all practical values of the timing errors, the error spectrum of the ∆-waveform with a delay timing error only contains odd harmonics of the base frequency, and the duty-cycle error spectrum only contains even harmonics of the base waveform. This spectral difference is important for the Mixing-DAC architecture analysis. 
A. Architecture options
The sensitivity to timing errors highly depends on the Mixing-DAC architecture. The mixing operation can be done in the output stage (see Fig. 3(a) ) or earlier in the signal chain, e.g. in the driver using a mixing-driver (see Fig. 3(b) ). Another degree of freedom is the locality of the LO driver, which can be local or global. Mixing-DAC architectures with mixing in the output stage, and with global and local LO driver, are shown in Fig. 3 (a) and Fig. 3 (c) respectively. For the mixingdriver architecture, the choice of a local or global driver does not influence the results of the timing error analysis.
In this paper, intrinsic timing error sensitivity is compared. Numerous timing error calibration techniques for CS DACs exist [5] - [7] but they are not considered since it is assumed that they are equally applicable to all proposed architectures.
B. Data input timing
Timing errors in the Data input signal are extensively discussed in publications regarding CS DAC timing errors [5] - [9] . The same conclusions and calibration techniques apply to all proposed Mixing-DAC architectures, which is verified with simulations. Therefore, Data timing errors have no influence on the architecture comparison.
C. LO input timing
Sensitivity to LO timing errors is specific for Mixing-DACs. Fig. 4 (a) shows the results of transistor level simulations of the circuit of Fig. 3 (a) at F LO =3.9GHz, where the two types of timing errors are deliberately introduced in the LO input. Each current cell has its own independent random timing error, which is fixed for one trial of the Monte Carlo simulation. To isolate the nonlinear distortion due to timing errors, other error sources are eliminated: R L ≈ 0 (to reduce output related effects [3] ) and ideal drivers and ideal current sources are used.
A 99% yield SF DR RBW of 85dBc at F LO =3.9GHz requires σ(delay)<36fs and σ(duty-cycle)<0.85ps. Hence, the Mixing-DAC is very sensitive to delay errors, but at least 20 times less sensitive to duty-cycle errors. The cause for the difference in sensitivity to the two types of timing errors can be seen in Fig. 5 , where two output spectra with added delay and duty-cycle timing errors in the LO signal are shown. The delay timing errors cause spurs around F LO (which is close to the output band) while the duty-cycle timing errors create spurs around 2·F LO . This can be expected, see Fig. 2 , since the delay error spectrum contains energy at the fundamental frequency (i.e. F LO ), while the duty-cycle error spectrum contains energy at double this frequency (i.e. 2 · F LO ).
With a single common LO signal (i.e. a single global LO driver, see Fig. 3(a) ) and output stage mixing, predominantly Fig. 3(a) . This can be verified in the results of Monte Carlo mismatch simulations for the architecture of Fig. 3(a) , which is shown in Fig. 6 , where only the mixing transistors have mismatch. The mismatchinduced timing errors are almost exclusively duty-cycle timing errors, and the standard deviation of both timing error types are less than the values required for SF DR RBW <85dBc. A significant delay error can only originate from imperfect layout of the LO distribution or output recombination structure. Careful layout of the corresponding tree structures can reduce the expected delay error to less than ±5fs.
A local LO driver, as proposed in Fig. 3(c) , introduces additional duty-cycle timing errors and delay timing errors, which can easily exceed 200fs, while <36fs is required. Fig. 4(b) shows the results of a Monte Carlo transistor level simulation of the Mixing-DAC architecture with mixingdriver of Fig. 3(b) , where R L ≈ 0, and with ideal current sources, and ideal Data and LO drivers. In each current cell with mixing-driver, a random timing error is deliberately introduced in the M ixed signal (i.e. output of mixing-driver). Again, the performance is very sensitive to delay timing errors: σ(delay)<16fs for SF DR RBW >85dBc.
D. Mixed signal timing
Mismatch in the mixing-driver, e.g. in the current source (M d0 in Fig. 3(b) ), load resistor value (R D ) or (parasitic) load capacitance (C D ) of the CML driver, can generate large timing errors. Schematic level simulations show that a mismatch of σ=3% in the R D C D time-constant results in a delay timing error of σ(delay)=0.26ps, while σ(delay)<16fs is required. 
E. Architecture choice
The linearity of a Mixing-DAC architecture is very sensitive to delay timing errors in the LO and M ixed signal. A local LO driver or mixing in the driver using a mixing-driver is expected to lead to large delay timing errors. However, local mixing in the output stage with a single global LO driver (Fig. 3(a) ) does not exhibit delay timing errors in the sensitive signals. Therefore, the latter architecture is preferable for high linearity at high frequency.
III. BINARY OPTIMIZATION Current multicarrier transmitters use output power backoff, which increases the importance of the binary current cell matching and alters the segmentation trade-off.
A. Output power back-off
One of the characteristics of a multicarrier transmitter is that the power of each single carrier is lower than the full scale signal, i.e. back-off (typically -16dB FS /tone). In such a transmitter, the signal of one tone only uses a small subset of the unary current cells, effectively changing the segmentation of the Mixing-DAC. Hence, the binary part of a segmented Mixing-DAC becomes increasingly important. Fig. 7 shows the spectra of a full-scale dual-tone signal at -6dB FS /tone, and a signal at -16dB FS /tone (10dB back-off). While the difference in signal power is 10dB, the spur-floor is at the same absolute level, reducing the SF DR. The cause of this high spur-floor is systematic timing errors between the binary current cells. 
B. Binary matching
In a traditional DAC output stage, only one critical highspeed node should be rigorously optimized for binary scaling: the source of the output cascodes. In the chosen Mixing-DAC architecture of Fig. 3(a) , two sets of high-speed nodes need precise optimization: the source of the output cascodes (nodes A and A ′ ) and the source of the mixer (nodes B and B ′ ). The response of these nodes should be exactly scaled with respect to the unary current cell. To guarantee this binary matching, the capacitance values and the gain of the transistors at these nodes should scale exactly with the binary current cell scaling.
To illustrate the sensitivity of the performance to capacitance deviations in the binary current cells, Fig. 8 shows the SF DR RBW as a function of the parasitic capacitance at the source of the output cascodes (A and A ′ ) of the three most significant binary cells (B9, B8 and B7) in the LSB part of the exemplary Mixing-DAC. The pre-annotated capacitance in the schematic model of the current cells is altered. The x-axis is in % deviation of the ideally scaled value to ease the comparison between the various binary cells. The ideal value at 0% is the exactly binary scaled capacitance: the 6fF in the unary cell results in 3fF for B9, 1.5fF for B8, etc. Fig. 8 clearly demonstrates the low robustness of the spectral purity to the capacitance value. A change of 4% in the capacitance value in B9 results is a SF DR RBW degradation of 9dB to 83dBc, which is worse than the required 85dBc. Fig. 8 also shows a relationship between the capacitance robustness and the binary cell index. The B9 cell has the lowest robustness: ±3% for 85dBc. The subsequent binary cells have a doubled robustness for each index decrement: B8=±6%, B7=±12%. Even though the actual robustness numbers may only be valid for the exemplary Mixing-DAC implementation, the robustness trend is valid for all CS (Mixing-)DACs. The robustness of an implementation is limited, which also limits the maximum SF DR RBW when the segmentation is fixed.
C. Segmentation
A novel, back-off aware segmentation trade-off is proposed in Fig. 9(a) , in analogy to the segmentation trade-off figures in [10] . A larger unary MSB part improves the SF DR RBW , but a lower output power reduces the SF DR RBW . The segmentation trade-off of the exemplary Mixing-DAC is shown in Fig. 9(b) . The proposed segmentation (6b unary, 10b binary) is design point α, where SF DR RBW =86dBc at -16dB FS /tone. If the back-off requirement increases to -22dB FS /tone, the SF DR RBW =80dBc (design point β). If the SF DR RBW of 86dBc value should be maintained at -22dB FS /tone back-off, the segmentation should be changed to one more unary bit, which is design point γ. This illustrates the trade-off between SF DR RBW , segmentation and output power back-off. Naturally, changing the segmentation has numerous other implication, e.g. on layout area or maximum signal frequency.
The simulated performance of the exemplary Mixing-DAC segmentation at -16dB FS /tone (10dB back-off) of SF DR RBW =86dBc is sufficient for the required 85dBc, hence the chosen segmentation is optimal. IV. CONCLUSION Timing errors are a main concern in high speed highly linear Mixing-DAC architectures. Simulations reveal tight constraints on the delay errors in the unary part of the segmented Mixing-DAC. For the multicarrier GSM requirement of SF DR RBW =85dBc at 4GHz, σ(delay) <36fs is required. The Mixing-DAC architecture with the highest linearity uses local mixing in the output stage with a single global LO driver.
For multicarrier transmitters, output power back-off is often used. With back-off, the matching of parasitic capacitances at the high-speed nodes in the binary current cells is crucial for achieving a high SF DR RBW . The proposed segmentation trade-off shows that for every 6dB of additionally required back-off, one extra unary bit is needed.
The proposed methods lead to a Mixing-DAC architecture tailored toward the high linearity and high frequency requirements of multicarrier GSM transmitters. The simulated performance of this architecture, implemented in 65nm CMOS, is: SF DR RBW =86dBc at f out =4GHz and -16dB FS /tone output power (10dB back-off).
